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Abstract—This paper proposed an over sampling 
successive approximation (OSSA) technique to build 
switched-capacitor capacitance-to-voltage convertor (SC-
CVC) for readout circuit of MEMS differential capacitive 
sensor. The readout circuit employing the OSSA technique 
has significantly improved resistance to common-mode 
parasitic capacitance of the input terminal of the readout 
circuit. In the OSSA readout circuit, there are 5 main non-
ideal characteristics: holding error, recovery degradation, 
increment degradation, rise-edge degradation and charge 
injection which reduce the accuracy and the settling time of 
the circuit. These problems are explained in detail and their 
solutions are given in the paper. The OSSA readout circuit 
is fabricated in a commercial 0.18um BCD process. To 
show the improvement evidently, a reported traditional 
readout circuit is also reproduced and fabricated using the 
same process. Compared with the traditional readout 
circuit, the proposed readout circuit reduces the affect of 
common-mode parasitic capacitance on the accuracy of SC-
CVC by more than 23.8 dB, reduces power dissipation by 
69.3%, and reduces die area by 50%. 
 
Index Terms—Differential capacitive sensor, accelerometer, 
common-mode parasitic capacitance, parasitic capacitance 
insensitive, micro-electromechanical systems (MEMS) sensors, 
low power circuits, readout circuit 
 
I. INTRODUCTION 
EMS (Micro-electromechanical Systems) differential 
capacitive sensor is a popular form of sensors for recent 
IoT (Internet of things) applications, such as accelerometer [1] 
[2], gyroscope [3], barometer [4], etc.. This is because 
compared to the sensors implemented based on other physical 
principles such as piezoresistive or tunneling, capacitive sensor 
has great advantages of lower power consumption, better 
temperature coefficient and manufacturability [5]-[7].  
In order to read out the differential capacitive sensor, an AC 
excitation is needed. The most popular AC excitations are sine 
excitation and rectangular excitation [8], [9]. The sine 
excitation is able to measure resistance, capacitance and 
inductance at the same time [9]. However, if the capacitance is 
the only parameter to be measured, rectangular excitation is a 
better choice for cost efficiency [8]. 
To implement the readout circuit, fully differential switched-
capacitor circuit is employed which can generate rectangular 
excitation, provide accurate operation with the well matched 
values between CMOS capacitors and overcome the common-
mode interferences caused by voltage, process and temperature 
[10]-[13]. The Correlated Double Sampling (CDS) technique is 
also compatible with switched-capacitor circuit to further 
improve the resistance to flicker noise and DC offset [11]-[13].  
However, a particular phenomenon "1/A error deterioration" 
will happen in traditional fully differential  switched-
capacitor readout circuit with CDS due to the parasitic 
capacitance introduced by the MEMS manufacturing and 
packaging process (refers to die-to-die bonding), which affect 
the accuracy of output severely. Although the predicating 
techniques and the track-and-hold (or sample-and-hold) 
techniques had been proposed to solve the 1/A error [14], [15], 
it is hard to apply them to the readout circuit for MEMS 
capacitive sensor for "1/A error deterioration" solution. This is 
because these techniques require well matching of the values 
between the capacitors in predictive/tracking path and the 
capacitors in measuring/holding path, which is impractical in 
the situation where those capacitors are manufactured in 
different processes (MEMS and CMOS).  
In this paper, "over sampling successive approximation 
"(OSSA) technique is proposed to solve the "1/A error 
deterioration" in the readout circuit for MEMS capacitive 
sensor. The rest of the paper is organized as follows. In the 
section II, an example of differential capacitive sensor is 
described and the "1/A error deterioration" is analyzed in detail. 
In the section III, the principle of the OSSA technique is 
illustrated. In the section IV, the circuit implementations of an 
OSSA amplifier are presented, and the non-ideal characteristics 
are analyzed in detail. In the section V, the OSSA amplifier is 
applied in a readout circuit for accelerometer, and the post 
simulation and test results are shown. The conclusions are then 
drawn in the section VI. 
II. 1/A ERROR DETERIORATION 
The structure of basic fully differential readout circuit with 
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CDS for measuring differential capacitive sensor is shown in 
Fig. 1. [2], [11]-[13]. CS1 and CS2 are equivalent capacitors of 
differential capacitive sensor, whose values change with the 
environmental physical variable such as force, i.e. 
𝐶𝑆1 = 𝐶0 + ∆𝐶
𝐶𝑆2 = 𝐶0 − ∆𝐶
                                     (1) 
where C0 is the common-mode capacitance, ΔC is the 
differential capacitance of differential capacitive sensor. 
In ideal condition, the gain A0 of differential amplifier is 
infinite. As a result, the output voltages VO+ and VO- of the 
charge amplifier are,  
𝑉𝑜+𝐶𝑖 = 𝐶𝑠2𝑉𝑅 − 𝐶0𝑉𝑅
𝑉𝑜−𝐶𝑖 = 𝐶𝑠1𝑉𝑅 − 𝐶0𝑉𝑅
                              (2) 
where VR is the reference voltage. Apply the equation (1) to the 
equation (2),  
𝑉𝑜 = 𝑉𝑜+ − 𝑉𝑜−
=
2∆𝐶
𝐶𝑖
𝑉𝑅                            (3) 
The equation (3) suggests that in ideal conditions, the 
outputs is completely a linear function of variable ΔC, which is 
the exact situation we expected. 
However, in the practical situations, the gain of amplifier A0 
is finite. As a result, the voltage difference across the input 
terminals of the amplifier (A+ and A- in Fig. 1) is not zero in 
order to maintain the output voltage level and is in proportion 
to the level of the outputs. The 1/A error is denoted by the 
symbol ∆𝑉1/𝐴  
∆𝑉1/𝐴
=
1
𝐴0
𝑉𝑜                                     (4) 
where A0 is the open-loop gain of the amplifier. Notice that the 
1/A error is different from the concept of "gain error" (defined 
as the fractional error between the desired gain and the actual 
gain [21]). With the definition of the 1/A error, the explanation 
of the reduction of output accuracy by the parasitic capacitance 
is simplified. 
The ΔV1/A is added to the reference voltage VR when the 
circuit executes conversion. That means the output voltages of 
the charge amplifier in this situation are, 
𝑉𝑜+𝐶𝑖 = 𝐶𝑠2 (𝑉𝑅 −
1
2
∆𝑉1/𝐴) − 𝐶0 (𝑉𝑅 +
1
2
∆𝑉1/𝐴)
𝑉𝑜−𝐶𝑖 = 𝐶𝑠1 (𝑉𝑅 +
1
2
∆𝑉1/𝐴) − 𝐶0 (𝑉𝑅 −
1
2
∆𝑉1/𝐴)
       (5)  
Apply the equation (1) to the equation (5),  
𝑉𝑜 = 𝑉𝑜+ − 𝑉𝑜− =
2∆𝐶
𝐶𝑖
(𝑉𝑅 − ∆𝑉1/𝐴) −
2𝐶0
𝐶𝑖
∆𝑉1/𝐴      (6) 
In general, ΔV1/A is in the order of 10-3 volt, which is far 
smaller than VR. So the equation (6) is simplified as, 
𝑉𝑜 =
2∆𝐶
𝐶𝑖
𝑉𝑅 −
2𝐶0
𝐶𝑖
∆𝑉1/𝐴                        (7) 
Then apply the equation (4) to the equation (7), the final 
expression of the output is, 
𝑉𝑜 =
2∆𝐶
𝐶𝑖
𝑉𝑅 (
1
1 + 𝜎𝑑/𝐴0
)
𝜎𝑑 =
2𝐶0
𝐶𝑖
                        (8)  
where 𝜎𝑑  is the deterioration factor. Compared to the ideal 
output in the equation (3), the equation (8) indicates that the 
1/A error decreases the output. And a much more important fact 
is that the 1/A error has deteriorated by a coefficient 𝜎𝑑. That 
means this switched-capacitor readout circuit for differential 
capacitive sensor in Fig. 1 suffers much severer 1/A error than 
other forms of switched-capacitor amplifier [14], [15].  
Fig. 1 basic fully differential readout circuits for differential capacitive sensor 
This is due to the large common-mode parasitic capacitance 
introduced by the MEMS sensor's package [11], [16]. A 
measurement on a commercial 3-axis MEMS accelerometer is 
conducted. As shown in Fig. 2, the MEMS capacitive sensor is 
sealed under silicon cap and connected to ASIC via gold 
bounding wire side by side. The capacitance of the sensor is 
measured with test excitation varying in full range. The 
measurement results show that, 
 the maximum range is ΔCmax=145 fF; 
 the sensor's total capacitor is 905 fF; 
And the main common-mode parasitic capacitances of 
readout circuit extracted through post simulation are that, 
 the capacitance of bonding pad is 534fF; 
 the capacitance of ESD protection to VDD is 954fF; 
 the capacitance of ESD protection to GND is 726fF; 
So the deterioration factor σd is approximately 42 
(C0=905fF+534fF+954fF+726fF, Ci=ΔCmax =150fF). This 
means that the 1/A error is amplified by more than 32dB.  
The above characteristic of the sensor is called "low 
modulation depth". That is to say, the value of the capacitance 
producing signal charge is far smaller than the value of the 
parasitic capacitance producing interference charge, which 
significantly decreases the output accuracy of readout circuit. 
Furthermore, the increase of C0 or decrease of Ci will make the 
problem worse. For example, in order to get high resolution, 
the value of Ci is selected as the 1/4 the value of ΔCmax or even 
lower [10]-[13].Then the deterioration factor σd would easily 
reach 168 or even higher. This means that the 1/A error will be 
amplified by more than 45dB. 
  
 
Fig. 2. Measurement results of capacitance of a commercial MEMS 
accelerometer to illustrate the practical deterioration factor σd 
III. OVER SAMPLING SUCCESSIVE APPROXIMATION 
TECHNIQUE 
To overcome deteriorated 1/A error mentioned in the section 
II, the Over Sampling Successive Approximation (OSSA) 
technique is proposed in this section. The OSSA technique is 
different from the traditional Over Sampling (OS) technique 
which is mainly applied in an integrating/adding/averaging 
operation aimed at improving the noise performance (a statistic 
method) [11]. The OSSA technique is the OS technique applied 
in an iteration operation aimed at improving the accuracy (an 
approximation method).  
The kernel concept of the OSSA technique is that the system 
gets its final operation result by several iteration steps rather 
than one step. During each iteration step, the OSSA system 
calibrates the system parameters based on the operation errors 
from the last step, so as to get an operation results more 
approximate to the ideal results than the system does in the last 
step. 
To implement the OSSA technique in the readout circuit, the 
strategy is to calibrate the readout circuit based on the 1/A error 
in each step. Specifically, the voltage difference between the 
input terminals (A+ and A- in Fig. 1) should be minimized. This 
is done by inserting the calibration capacitor Cc between the 
input terminals (A+ and A-) and the amplifier, as shown in Fig. 
3(a). During the phase Φ1, the CC is calibrated by the holding 
path which is composed of holding capacitor CH and relevant 
switches. And during the phase Φ2, this circuit amplifies the 
charge from the sensor (CS1 and CS2) by the integration path 
which is composed of integration capacitor Ci and relevant 
switches. As the 1/A error is reduced by the calibrated CC 
during phase Φ1, the readout circuit can achieve a higher 
accuracy during phase Φ2 in this step than the readout circuit 
does during phase Φ2 in the last step. The formulas will be 
derived later.  
The calibration capacitors Cc must be handled very carefully 
to achieve high calibration accuracy. In details, when the Cc is 
been charged or discharged (during the rising/falling edge of 
Φ1), the loads connected to the terminal Vo+ and Vo- should 
not have any switching operation to prevent unwanted charge 
injection into the Cc. The loads refer to the Switched-Capacitor 
Common-Code Feedback (SC-CMFB) of the fully differential 
amplifier A1 which is composed of C1, C2 and relevant 
switches in Fig. 3(b)), as well as any SC circuits in the next 
stage. The nested non-overlapping clocks is proposed to drive 
those loads. As shown in Fig. 3(c), the phases Φ3 and Φ4 which 
are used to drive the loads, are nested inside the phases Φ1 and 
Φ2 which are used to drive the OSSA amplifier. Driven by the 
nested clocks, the charge injection from those loads are isolated 
from the calibration capacitor. Thus the high calibration 
accuracy is achieved. 
The generator of the nested non-overlapping clock is 
proposed in Fig. 3(d). It is able to generate two nested clocks 
with each having two phases. Each clock has independent 
leading edge delay and post edge delay. This generator can also 
produce more than two clocks by cascading, and these clocks 
are all non-overlapped and nested. In this work, only two two-
phase clocks are needed. 
Although the main structure of the OSSA amplifier is based 
on the single-end T/H amplifier in the reference [14], the major 
improvement over the accuracy has been achieved through the 
following 3 aspects of the work: developing the fully 
differential structure, proposing the nested non-overlapping 
clocks (alone with the generator) and parameter optimization 
based on the analysis of non-idealities. This improvement aims 
specifically at the application of the low modulation depth 
MEMS sensor, which has not been considered in the published 
references on T/H SC amplifier. 
  
  
(a) The circuit topology 
  
(b) The fully differential amplifier with SC-CMFB 
  
(c) The two-phase nested non-overlapping clock diagram 
  
(d) The two-phase nested non-overlapping clock generator 
Fig. 3. The circuit implementation of OSSA technique (OSSA amplifier) for 
differential capacitive sensor 
The operational process of the OSSA amplifier is explained 
in detail as follows. 
Assuming the output voltage level of the OSSA amplifier in 
the Fig. 3(a) in the 1st iteration step is denoted by 𝑉𝑜(𝑛), and 
the increment of output voltage level in the 1st iteration step is 
denoted by ∆𝑉𝑜(𝑛). During the 2nd, 3rd, till the N-th step of 
the operation, the outputs are denoted by 𝑉𝑜(𝑛 + 1), 𝑉𝑜(𝑛 +
2) ,…, 𝑉𝑜(𝑛 + 𝑁) , respectively, and the increments of the 
output are denoted by ∆𝑉𝑜(𝑛 + 1), ∆𝑉𝑜(𝑛 + 2),…, ∆𝑉𝑜(𝑛 +
𝑁), respectively, as shown in Fig. 4(a). And assuming that the 
initial voltage difference of the capacitor Cc is zero. 
Now starting with the phase Φ2 in the 1st step, the OSSA 
amplifier in the Fig. 3(a) works as the traditional amplifier, as 
there is no voltage information on the Cc for iteration. Thus, 
the expression of the output can be acquired by replacing the 
𝑉𝑜 in the equation (8) with 𝑉𝑜(𝑛), 
𝑉𝑜(𝑛) =
2∆𝐶
𝐶𝑖
𝑉𝑅 (
1
1 + 𝜎𝑑/𝐴0
)                      (9) 
During this period, for the schematic in Fig. 3(a), the voltage 
difference between A+ and A- (denoted by VA+A- which equals 
to ∆𝑉1/𝐴) is 𝑉𝑜(𝑛)/𝐴0, the voltage difference between B+ and 
B- (denoted by VB+B-) is also 𝑉𝑜(𝑛)/𝐴0, as shown in Fig. 4(b). 
Then during the next phase Φ1 in the 1st step in the Fig. 4(b), 
the 1/A error produced by 𝑉𝑜(𝑛) is calibrated to zero. This is 
because the terminals A+ and A- (in the Fig. 3(a)) are shorted 
to the ground. Then the VA+A- becomes 𝑧𝑒𝑟𝑜 while the VB+B- 
remains 𝑉𝑜(𝑛)/𝐴 due to the holding of the output level by the 
CH (The exact value of the VB+B- is slightly smaller than 
𝑉𝑜(𝑛)/𝐴0, this non-ideality will be explained later in Section 
IV). This means that the 1/A error produced by 𝑉𝑜(𝑛)  is 
"absorbed" by the calibration capacitor Cc, which leads to the 
increasing of the voltage difference of the Cc (that is the dark 
space between the red line and the blue line), as shown in Fig. 
4(b). 
During the phase Φ2 in the 2nd step, the iteration takes place. 
As the "old" 1/A error in the 1st step produced by 𝑉𝑜(𝑛) is 
eliminated by the calibration capacitor Cc, so the "new" 1/A 
error in the 2nd step is produced by ∆𝑉𝑜(𝑛 + 1) rather than 
𝑉𝑜(𝑛 + 1), that is, 
∆𝑉1/𝐴(𝑛 + 1) =
1
𝐴0
𝑉𝑜(𝑛 + 1) −
1
𝐴0
𝑉𝑜(𝑛) =
1
𝐴0
∆𝑉𝑜(𝑛 + 1) 
(10) 
By combining the equation (10) with the equation (7), the 
output level of the 2nd step is, 
𝑉𝑜(𝑛 + 1) =
2∆𝐶
𝐶𝑖
𝑉𝑅 −
2𝐶0
𝐶𝑖
1
𝐴0
∆𝑉𝑜(𝑛 + 1)     (11) 
Similar to the equation (11), the output levels of the other 
steps are, 
𝑉𝑜(𝑛 + 2) =
2∆𝐶
𝐶𝑖
𝑉𝑅 −
𝜎𝑑
𝐴0
∆𝑉𝑜(𝑛 + 2)
⋮
𝑉𝑜(𝑛 + 𝑁) =
2∆𝐶
𝐶𝑖
𝑉𝑅 −
𝜎𝑑
𝐴0
∆𝑉𝑜(𝑛 + 𝑁)
            (12) 
where 𝜎𝑑 = 2𝐶0/𝐶𝑖.  
The relationship between two steps is  
∆𝑉𝑜(𝑛 + 1) = 𝑉𝑜(𝑛 + 1) − 𝑉𝑜(𝑛)                (13) 
By combining the equations (9), (11), (12) and (13), the 
output in N-th step is, 
𝑉𝑜(𝑛 + 𝑁) =
2∆𝐶
𝐶𝑖
𝑉𝑅 [1 − (
1
1 + 𝐴0/𝜎𝑑
)
𝑁+1
]
𝜎𝑑 =
2𝐶0
𝐶𝑖
      (14)  
where C0 is the value of the common mode capacitance of 
differential capacitive sensor, Ci is the value of integration 
capacitors, ΔC is the change value of differential capacitive 
sensor, VR is the reference voltage acting as readout excitation, 
and σd is the deterioration factor. 
  
  
(a) The process of output voltage approaching ideal level 
  
(b) The process of the "1/A error" diminishing. The voltage difference between 
terminals A+ and A- is denoted by VA+A- (red line), and the voltage difference 
between terminals B+ and B- is denoted by VB+B- (blue line). 
Fig. 4. The process of deteriorated output approaching ideal level and the 1/A 
error diminishing 
An important conclusion can be drawn from the equation 
(14), that is, the limit of the OSSA output is the same as the 
expected ideal output, regardless of the gain A0 and the 
deterioration factor σd , i.e., 
𝑉𝑂(∞) = 𝑙𝑖𝑚
𝑁→∞
𝑉𝑜(𝑛 + 𝑁) =
2∆𝐶
𝐶𝑖
𝑉𝑅              (15) 
This means that, by introducing the OSSA technique, no 
matter how low the gain of amplifier is, and no matter how 
large the deterioration factor σd is, given enough steps, the 
output will always reach the near ideal level. 
It is worth mentioning that the OSSA proposed here is a 
technique/method method, rather than a circuit. The T/H 
amplifier is one of various ways to implement and demonstrate 
this technique. Any other circuit/system with the kernel 
concept of the OSSA technique is able to benefit from the 
performance achieve by it.  
IV. NON-IDEAL CHARACTERISTIC CONSIDERATIONS OF 
CIRCUIT IMPLEMENTATION 
The non-ideal characteristics (finite gain, bandwidth, etc.) of 
fully differential amplifier, switches, holding path and 
integration path would affect the performance of the OSSA 
amplifier in convergence time (time used to reach the 90% of 
output) and accuracy. Impacts of the non-ideal characteristics 
mainly appear as  
A. Holding error (when circuit switches from Φ2 to Φ1), 
B. Recovery degradation (when circuit switches from Φ1 to 
Φ2),  
C. Rise-edge degradation (during Φ2), 
D. Increment degradation (during Φ2), and 
E. Charge loss of the holding capacitor (when circuit 
switches from Φ2 to Φ1), 
as shown in Fig. 5. 
 
Fig. 5. Five phenomena caused by non-ideal characteristics 
These problems are analyzed in detail and the optimized 
solutions are given in the following. 
A. Holding error 
Compared with the ideal response, there exists an 
unexpected decrement of output in holding phase, which is 
called "holding error". As shown in Fig. 6(a), during the 
sampling phase Φ2, the capacitor CC is connected to the input 
terminals (B+ and B-) of the differential amplifier to provide a 
"virtue ground" in the terminals (A+ and A-) for conversion. So 
the node voltages of the capacitor Cc are, 
𝑉𝐴(𝑛) =
1
𝐴0
∆𝑉𝑂(𝑛)
𝑉𝐵(𝑛) =
1
𝐴0
𝑉𝑂(𝑛)
                               (16) 
As shown in Fig. 6(b), when the holding phase Φ1 begins, 
the capacitor CH is connected between the output terminal of 
differential amplifier and the input terminal (B+ and B-) of the 
differential amplifier to hold the output voltage. The capacitor 
CC is connected to ground to get charged, in order to provide a 
more accurate "virtue ground" for next charge transfer to 
amplify signal. So the node voltages of the capacitor CC are, 
𝑉𝐴 (𝑛 +
1
2
) = 0
𝑉𝐵 (𝑛 +
1
2
) =
1
𝐴0
𝑉𝑂 (𝑛 +
1
2
)
                     (17)  
By applying the charge conservation law from time "n" to 
"n+1/2", the charge transfer relationship is, 
𝐶𝐶(𝑉𝐴(𝑛) − 𝑉𝐵(𝑛)) + 𝐶𝐻(𝑉𝑂(𝑛) − 𝑉𝐵(𝑛)) = 
𝐶𝐶 (𝑉𝐴 (𝑛 +
1
2
) − 𝑉𝐵 (𝑛 +
1
2
)) 
+𝐶𝐻 (𝑉𝑂 (𝑛 +
1
2
) − 𝑉𝐵 (𝑛 +
1
2
))                   (18) 
  
Then by combining the equations (16)-(18), the final transfer 
function for output during holding phase Φ1 is 
𝑉𝑂 (𝑛 +
1
2
) =
𝐶𝐻 +
𝐶𝐶
𝐴0
(1 −
∆𝑉𝑂−(𝑛)
𝑉𝑂−(𝑛)
)
𝐶𝐻 (1 +
1
𝐴0
) +
𝐶𝐶
𝐴0
𝑉𝑂(𝑛)       (19) 
The holding error VHE is the voltage decrement at the time 
n+1/2, 
𝑉𝐻𝐸(𝑛) = 𝑉𝑂(𝑛) − 𝑉𝑂 (𝑛 +
1
2
)                  (20) 
The equation (20) shows that, when CH<<CC/A0,  
𝑉𝐻𝐸(𝑛)
= ∆𝑉𝑂(𝑛)                                  (21) 
When CH>>CC/A0,  
𝑉𝐻𝐸(𝑛) =
1
𝐴0 + 1
𝑉𝑂(𝑛)                          (22) 
The result in the equation (19) suggests that, if the value of 
CH is far less than value CC/A0, the charge loss will introduce 
holding error as large as the increment of output ΔVO(n) during 
the sampling phase Φ1. This means that the holding path cannot 
accurately keep the stable output due to large holding error. As 
a result, the stable output of the OSSA amplifier is still at a 
deteriorated level as described by the equation (8).  
The result in the equation (22) suggests that, when 
CH>CC/A0, the charge loss only introduces a slight decrement 
of the stable output.  
As the increment of the stable output from Φ2 to Φ1 is  
∆𝑉𝑜(𝑛 + 1) = 𝑉𝑜(𝑛 + 1) − 𝑉𝑜 (𝑛 +
1
2
)
= 𝑉𝑜(𝑛 + 1) −
𝐴0
𝐴0 + 1
𝑉𝑂(𝑛)                   (23) 
by combining the equation (23) with the equations (11) and 
(12), the general expression of level of the output in N-th OSSA 
step considering holding error in each OSSA step is, 
𝑉𝑜(𝑛) =
2∆𝐶
𝐶𝑖
𝑉𝑅
1 − (
1
1 + 𝐴0/𝜎𝑑
𝐴0
1 + 𝐴0
)
𝑛+1
1 +
𝜎𝑑
𝐴0(1 + 𝐴0)
        (24) 
The limit of the equation (24) is, 
𝑉𝑂(∞) = 𝑙𝑖𝑚
𝑁→∞
𝑉𝑜(𝑛) =
2∆𝐶
𝐶𝑖
𝑉𝑅
1
1 +
𝜎𝑑
𝐴0(1 + 𝐴0)
      (25) 
It is therefore concluded that, in order to achieve the 
minimum holding error, the condition CH>>CC/A0 has to be 
met. 
  
(a) During the sampling phase         (b) During the holding phase 
Fig. 6. The simplified equivalent circuit of operation process of holding path 
B. Recovery degradation 
At the beginning of Φ2, a decrement of output occurs when 
the OSSA amplifier recovers the output which is held during 
last holding phase Φ1. This is called "recovery degradation". 
Recovery degradation will increase convergence time of the 
OSSA amplifier and should be minimized. Recovery 
degradation is caused by the charge sharing between the 
holding capacitor and other differential load connected at the 
beginning of Φ2. So according to the charge conservation law, 
the degradation level ΔVRD is, 
∆𝑉𝑅𝐷(𝑛) =
𝐶𝑖 + 𝐶2
𝐶𝑖 + 𝐶2 + 𝐶1 + 𝐶𝐻
𝑉𝑂(𝑛)            (26) 
where the capacitors C1 and C2 are common-mode feedback 
capacitors shown in Fig. 3(b), Ci is the integration capacitor and 
CH is the holding capacitor. As the capacitor C2 is relatively 
large in order to ensure the settling time of common-mode 
feedback loop, it contributes more to differential load.  
According to the equation (26), the recovery degradation 
could be reduced by connecting the feedback capacitors C2 to 
circuit during the holding phase Φ1 rather than during the 
sampling phase Φ2, as shown in Fig.6. Thus, the capacitor C2 
will not affect the recovery in any way. So the degradation level 
ΔVRD which excludes C2 becomes, 
∆𝑉𝑅𝐷(𝑛) =
𝐶𝑖
𝐶𝑖 + 𝐶1 + 𝐶𝐻
𝑉𝑂(𝑛)              (27) 
To further reduce the recovery degradation, the best way is 
to increase the value of holding capacitor CH, since the 
capacitor C1 would better be small so as not to affect the settling 
time of common-mode loop.  
C. Increment degradation 
The increment degradation refers to the lower stable level 
that the OSSA amplifier is able to reach in a single OSSA step, 
which increases the convergence time of OSSA amplifier. This 
phenomenon is caused by the attenuation of the fully 
differential amplifier's effective gain Aeff, which is due to the 
signal loss caused by the insertion of holding capacitor CC 
between the sensor and the input stage of the fully differential 
amplifier. The effective gain Aeff is  
𝐴𝑒𝑓𝑓 =
𝐶𝐶
𝐶𝑔𝑠 + 𝑔𝑚𝑅𝑜𝑢𝑡𝐶𝑔𝑑 + 𝐶𝐶
𝑔𝑚𝑅𝑜𝑢𝑡          (28) 
where Cgs is the gate-source parasitic capacitance of the fully 
differential amplifier's input transistors, Cgd is gate-drain 
parasitic capacitance of the fully differential amplifier's input 
transistors, which is amplified by Miller's effect, and gm and 
Rout are the trans-conductance and output resistor of the fully 
differential amplifier, respectively. The equation (28) indicates 
that the value of the holding capacitor CC should be as large as 
possible to achieve better performance. For example, in order 
to achieve 90% of original gain, the value of holding capacitor 
CC should be 9 times as large as the value (𝐶𝑔𝑠 + 𝑔𝑚𝑅𝑜𝑢𝑡𝐶𝑔𝑑). 
D Rise-edge degradation 
The long rise-time is caused by the decrease of -3dB 
bandwidth due to the holding capacitor CH. To figure out how 
the -3dB bandwidth of OSSA amplifier is limited, the model to 
illustrate dominant pole formed by output terminal is shown in 
  
Fig. 7, where ΔC is the differential capacitance of differential 
capacitive sensor which has been mentioned in the equation (1), 
CC and CH are the holding capacitors, Ci is the integration 
capacitor, Cgd and Cgs are parasitic capacitance of the fully 
differential amplifier's input transistors, and gm and Rout are the 
fully differential amplifier's trans-conductance and output 
resistor, respectively. 
As the impedance of ΔC is much higher than any other 
capacitance parallelly connected with it at node A, i.e., 
1
𝑠∆𝐶
≫
1
𝑠𝐶𝐶
+
1
𝑠(𝐶𝑔𝑠 + 𝑔𝑚𝑅𝑜𝑢𝑡𝐶𝑔𝑑)
              (29) 
The ΔC is negligible in the feedback signal path. As a result, 
the feedback transfer coefficient β formed by Ci, CC, Cgd and 
Cgs is 
𝛽 =
𝐶𝐶𝐶𝑖
𝐶𝐶𝐶𝑖 + (𝐶𝑔𝑠 + 𝑔𝑚𝑅𝑜𝑢𝑡𝐶𝑔𝑑)(𝐶𝐶 + 𝐶𝑖) + 2𝐶0(𝐶𝐶 + 𝐶𝑔𝑠 + 𝑔𝑚𝑅𝑜𝑢𝑡𝐶𝑔𝑑)
 
(30) 
The equivalent impedance Zequ formed by the feedback loop 
is  
𝑍𝑒𝑞𝑢 =
1
𝛽𝑔𝑚
                                  (31) 
Then the dominant pole mainly formed by Zequ and CH is,  
𝑓−3𝑑𝐵 =
1
2𝜋𝑍𝑒𝑞𝑢𝐶𝐻
                           (32) 
By combining the equation (30) with the equation (32), the 
final expression for -3dB bandwidth is, 
𝑓−3𝑑𝐵 =
𝑔𝑚
2𝜋𝐶𝐻
1
1 +
𝐶𝑔𝑠 + 𝐶𝑔𝑑
𝐶𝐶
(1 +
𝐶𝑖
𝐶𝐶
) + 𝜎𝑑 (1 +
𝐶𝑔𝑠 + 𝐶𝑔𝑑
𝐶𝐶
)
 
(33) 
Further, if the Cc>>Cgs+Cgd,  
𝑓−3𝑑𝐵 ≈
𝑔𝑚
2𝜋𝐶𝐻
1
1 + 𝜎𝑑
                           (34) 
The first term of the equation (34) is known as unit gain 
bandwidth or GBW. The second term suggests that, the 
deteriorate factor is also a main factor affecting the -3dB 
bandwidth. 
Though the factors affecting the -3dB bandwidth of the fully 
differential amplifier are uncovered, it is still very hard to 
improve the -3dB bandwidth. This is because all these factors 
are determinative to resist the other degradations. For example, 
CH is set to resist holding error, Ci is set to resist recovery 
degradation, and the ratio of CH and Ci is also set to minimize 
the holding error. 
However, there exist other solutions. Overclocking is one of 
them, which improves the -3dB bandwidth of the OSSA 
amplifier without improving the -3dB bandwidth of the fully 
differential amplifier. But it comes with a modest sacrifice of 
final accuracy. This will be demonstrated in the next section. 
 
Fig. 7. The model of electrical characteristic of output terminal 
E Charge injection form CMFB 
The charge injection from capacitors C1 and C2 in CMFB 
network in Fig. 3(b) will cause the charge loss of the holding 
capacitor CH, which as a result significantly causes additional 
holding error and decreases the final accuracy of the OSSA 
amplifier. At the beginning of the holding phase Φ1, the 
holding capacitors CH is switched to the input terminal of the 
fully differential amplifier to form a stable negative feedback 
loop to hold the output voltage level. At the same time 
(beginning of Φ1), the CMFB capacitor C2 is connected as a 
differential load. As the feedback loop needs several micro-
seconds to reach stable state, during this period the charge of 
the capacitor CH will be shared by C2. As a result, the holding 
error will increase, and thus the output accuracy will decrease. 
Applying charge conservation law, the extra holding error 
produced by charge injection is, 
∆𝑉𝐻𝑅(𝑛) =
𝐶1 + 𝐶𝐻
𝐶2 + 𝐶1 + 𝐶𝐻
𝑉𝑂(𝑛)                 (35) 
where the capacitors C1 and C2 are common-mode feedback 
capacitors shown in Fig. 3(b), CH is the holding capacitor. One 
of the simplest way to solve this problem is using the nesting 
clock (Φ3 and Φ4) to drive the switches of the CMFB network. 
In other words, the CMFB capacitors are connected after 
holding loop is settled and disconnected before the holding 
loop is disconnected, so as to prevent differential load C2 
sharing charge of the holding capacitor CH. Apart from the 
CMFB network, any differential loads which are connected 
during the holding phase Φ1 also have to be driven by the 
nesting clock, in order to achieve higher accuracy. 
In this section, a readout circuit for differential MEMS 
capacitive sensor based on the OSSA technique is proposed. 
There are 5 problems that will cause long convergent time (or 
low -3dB bandwidth) and low accuracy. These problems will 
deteriorate the output level in each of the OSSA steps, making 
the convergence time long. However, these problems are 
controllable by the methods described in this section. 
V POST SIMULATION AND PHYSICAL VERIFICATION 
The OSSA amplifier is prototyped in a readout circuit for 
differential capacitive accelerometer (MEMS sensor), as 
shown in Fig. 8. The conventional readout circuit includes the 
capacitance-to-voltage convertor (CVC), the sample & holding 
(S&H), the anti-alias filter (AAF) as front-end block, and Σ-Δ 
ADC as back-end block [11], [12]. In our new design, the 
OSSA amplifier replaces the CVC, S&H and AAF and serves 
as front-end block. This is because the OSSA amplifier is able 
  
to act as CVC during the sampling phase Φ2 and act as S&H 
during the holding phase Φ1. The OSSA amplifier has a much 
higher -3dB bandwidth and driving ability during Φ1 than it 
does during Φ2 as there is no increment degradation during Φ1. 
This makes the OSSA amplifier perform S&H function during 
Φ1. Besides, by synchronizing the operational frequency of the 
OSSA amplifier with the operational frequency of the Σ-Δ 
ADC, the high frequency noise produced by switches in the 
OSSA amplifier is avoided by dedicated timing control. Hence, 
AAF is no longer needed. Conventionally, both S&H and AAF 
need fully differential difference operational amplifiers 
(FDDA) to build, which typically consumes twice the power 
and chip area of a single fully differential amplifier. As the 
OSSA amplifier does not require a separate AAF, it consumes 
much less power and chip area. 
 
Fig. 8. The block diagram of the OSSA readout circuit 
The proposed circuit is simulated using SPECTRE based on 
Dongbu Hiteck 0.18um 1.8V BCD process parameters. The 
results verify the theoretical analysis in the sections III and IV. 
A Parameter analysis by simulation 
The main parameters simulated are listed in the table I. The 
6*CELE means that CH has 6 basic capacitors CELE connected in 
parallel, with each basic capacitor's value being 178fF. The test 
range 1-96 of CH means that the number of capacitors 
connected in parallel varies from 1 to 96. Important variables 
such as frequency and holding capacitors are analyzed in 
certain range, in order to verify the considerations (solutions to 
non-ideal characteristics) described in the section IV. The 
typical values of the variables are also listed in the table.  
TABLE I: THE VALUE OF MAIN PARAMETERS OF TESTED OSSA AMPLIFIER 
Symbol Variable Typical Value Analysis range 
σd Deterioration factor 42 5.5-88 
A0 Gain(open loop) 82.5 (38dB) - 
SΔC Sensitivity 20mV/Ff - 
gm Trans-conductance 289us - 
fC Operational frequency 1MHz 500kHz-5MHz 
Ci Integration capacitor 90fF - 
ΔC Differential capacitance 10fF 10aF-100fF 
CH Holding capacitor 
6*CELE 1-96*CELE 
CC 12*CELE 1-96*CELE 
C1 
CMFB capacitor 
90fF - 
C2 270fF - 
VR Reference voltage 0.9V - 
 
According to the equations (21)-(23), the holding error 
obviously increases with the increase of the CC/CH, which 
results in a low convergence speed. The results in Fig. 9. (a) 
suggest that in order to maximize convergence speed, the ratio 
of CC/CH would be around 12:12, where it takes the least time 
(only 2 steps) to reach 90% of the output. 
According to the equation (28), the choice of absolute value 
of CC is considered with the increment degradation. As shown 
in Fig. 9. (b), to achieve good accuracy, CC/Cgg is at least 8. As 
the parasitic capacitance Cgg is about 250fF, the capacitance of 
CC is set to be 2pF. 
 
(a) The convergence speed change with ratio CC/CH 
; (b) The accuracy varying with the ratio of CC/Cgg 
Fig. 9. The convergence speed and accuracy of OSSA amplifier varying with 
capacitances 
The recovery degradation varies significantly with the ratio 
of CH and Ci, according to the equation (27). However, 
compared to increment degradation and holding error, it has 
much less influence on the accuracy. So its numerical results is 
not shown here for simplicity. 
The analytic model in Fig. 7 provides an accurate prediction 
of -3dB bandwidth of the OSSA amplifier during Φ2, as shown 
in Fig. 10. According to the analytic model, to expand the -3dB 
bandwidth, large gm and small CH are required. In this case, the 
value of CH is set to be 6*CELE (or 1pF) in order to set -3dB 
bandwidth of the OSSA no less than 1MHz (the operational 
frequency determined by over sampling ratio [11]). 
  
 
Fig. 10. The result of -3dB bandwidth of OSSA amplifier during Φ2 from 
analytic model (by Fig. 7.) and numerical simulation (by Spectre Periodic 
Steady State Analysis and Periodic Transfer Function Analysis)  
Over-clocking will further improve the -3dB bandwidth of 
the OSSA amplifier without improving the -3dB bandwidth of 
the fully differential amplifier A1 used by the OSSA amplifier, 
but with an acceptable sacrifice of final accuracy. The -3dB 
bandwidth of the fully differential amplifier A1 is constant 
1MHz, while the -3dB bandwidth of the OSSA amplifier can 
increase with the rising of the clock frequency. Even though the 
clock frequency rises beyond the -3dB bandwidth (1MHz) of 
the fully differential amplifier A1 (i.e., the A1 is overclocked), 
the -3dB bandwidth of the OSSA amplifier still keep rising, but 
with increasing sacrifice of the accuracy. Meanwhile, the 
linearity of the OSSA amplifier does not decrease, as shown in 
Fig. 11. 
 
 
Fig. 11. The accuracy and linearity of OSSA amplifier varying with the 
overclocking frequency 
B Improvement and verification 
To verify the improvements, both the OSSA readout circuit 
and the traditional readout circuit [11] are fabricated using the 
same process. Through the measurement of both circuits, three 
significant improvements have been observed. 
The first is significant improvement of the ability to resist 
common-mode parasitic capacitance. Similar to the concept of 
Common-Mode Rejection Ratio (CMRR) [17], which is used 
to quantify the ability of the differential amplifier to reject 
common-mode interference, the Parasitic Capacitance 
Rejection Ratio (PCRR) is defined to quantify the ability of the 
differential capacitance readout circuit to reject common-mode 
parasitic capacitance [18], [19], [20], i.e., 
𝑃𝐶𝑅𝑅 = 20 log (
𝑆𝑝𝑎𝑟
𝑆∆𝐶
)                        (36) 
where Spar is the sensitivity to variations of parasitic 
capacitance, SΔC is the sensitivity to variations of differential 
capacitance. In this work, the Spar is 40mV/20pF, and the SΔC 
is 20mV/fF. So according to the equation (36), the PCRR of the 
OSSA readout circuit is -80dB. The PCRR of the traditional 
readout circuit using the same calculation process is -56.2dB. 
The PCRR is improved by 23.8dB. 
The Spar is measured as shown in Fig. 12 (a). The discrete 
capacitor is used to simulate the parasitic capacitance. When 
the value of the discrete capacitor changes from 1pF to 20pF, 
the output changes by 40mV from 1.11V to 1.07V, as shown in 
Fig. 12 (b) and (c). The transient responses with a parasitic 
capacitor of 10pF are shown in Fig. 12(b). The mean level is 
1.08V and the dynamic range is 60dB (0-10kHz), so the noise 
floor is 1.08mV. As the sensitivity is 20mV/fF, so the 
capacitance resolution is 54aF, according to the calculation 
method in reference [11]. 
  
 
(a) The configuration to measure the PCRR  
 
(b) The transient output waveform and spectrum 
  
(c) The comparison of resistance on deterioration factor 
 
(d) The comparison of power consumption 
Fig. 12. The measurement results of the OSSA readout circuit and traditional 
CDS readout circuit 
The second improvement is die size reduction. After 
employing the OSSA technique, the readout circuit shows a 
significant reduction of die size. The layout of traditional 
readout circuit is shown in Fig. 13(a), which is mainly 
composed of capacitance-to-voltage convertor (CVC), two 
clock generators (100 kHz and 1 MHz), sampling and holding 
module (S&H), anti-alias filter (AAF) and Σ-Δ ADC. The 
buffer and reference are placed at the bottom of the layout, 
which are powered by independent voltage supply, and they are 
isolated by guard ring for noise suppression. The circuits 
consumes 0.63 mm2 die area (with 0.31 mm2 core area) in total. 
The structure employing the OSSA amplifier shown in Fig. 
13(b) consumes 0.41 mm2 die area (with 0.15 mm2 core area) 
using the same process. It is clear that die area has been reduced 
by more than 35%, and the core area (the area of circuit which 
does not include area of pads and ESD) has been reduced by 
more than 50%. The photographs of the traditional readout 
circuit and the OSSA readout circuit are shown in Fig. 13(c) 
and Fig. 13(d), respectively. 
The third improvement is power consumption. As mentioned 
earlier, the OSSA amplifier is able to serve as high accuracy 
CVC and active S&H at the same time. This significantly 
reduces the power consumption, because there is no need for a 
separate S&H which requires two operational amplifiers (dual 
buffer) or a fully differential difference amplifier (FDDA) to 
build. As a result, the total power dissipation of the traditional 
readout circuit is 1140uW typically, while the OSSA amplifier 
consumes 350uW typically (27°C). So the power consumption 
is reduced by over 69.3% typically. The measurement results 
are shown in Fig.12 (d). 
 
(a) The layout of reproduced traditional readout circuit; 
  
  
(b) The layout of the OSSA readout circuit; 
 
(c) The photograph of reproduced traditional readout circuit ; 
 
(d) The photograph of the OSSA readout circuit  
Fig. 13. The layout and photograph of traditional and proposed readout circuit 
Table II compares the measured parameters of the IC with 
those of other work. It is clear that the power consumption and 
chip area of this work have been significantly reduced 
compared with the refabricated work [11]. This is because the 
OSSA readout circuit has avoided employing FDDA. The 
references [18] and [19] have less power consumption than this 
work, and [19] has smaller chip area than this work, but their 
resolution (the minimum capacitance the IC can detect) is much 
worse. This is because the resolution of this work benefits from 
CDS function which is not available to the references [18] and 
[19] due to their circuit structures. The CDS function greatly 
reduces the flicker noise, thus the signal to noise ratio has been 
improved and the resolution has also been improved. The 
sensitivity of this work varies with different integration 
capacitor Ci. In this implementation, in order to achieve high 
application flexibility, 4 sensitivity values have been obtained 
with only the typical value being shown in the table II. The 
sensitivity of this work is better than the reference [11], 
however it is not comparable to the others in the table as they 
use different parameters to measure their sensitivities. 
Compared to some recent work focusing on rejecting the effect 
of common-mode parasitic capacitance [18]-[20], which use 
various techniques (such as PWM modulation and current-
mode amplifier) and different fabrication processes, this work 
has achieved the best PRCC (-80dB). This is due to use of the 
OSSA technique. This means that this work outperforms other 
work in rejecting large common-mode parasitic capacitance. 
To provide a complete set of data, the typical parameters of 
the sensor is summarized in the table III. The device size and 
the capacitive gap are 0.7mm×0.7mm and 2um, respectively, 
which are measured by a microscope. The thickness of the 
device are 15um which is acquired from the design company's 
official process data. The proof mass is 3.34ug, which is 
calculated from the measured dimension of the device. The rest 
capacitance is 905fF, which is the sensor's capacitance (CS1) 
without any acceleration applied on it. The sensitivity is 13fF/g 
which is measured by a semiconductor device parameter 
analyzer. 
TABLE II: MEASURED SPECIFICATIONS OF THE READOUT IC 
This work [11] [18] [19] 
[11] 
(reproduced) 
This 
work 
Power(mW) 6.0 0.08 0.22 1.14 0.35 
Area(mm2) 2.0 0.52 0.03 0.31 0.15 
Sensitivity 
2.5 
mV/fF 
32  
ns/fF 
5  
nA/fF 
14.1  
mV/fF 
20 
mV/fF 
Resolution 
(aF) 
22 800 800 48 54 
PCRR(dB) N/A -68.6 -44.2 -56.2 -80 
Supply 
voltage (V) 
2.5 3.0 2.5 5.0 1.8 
Process(nm) 250 320 65 180 180 
 
TABLE III: MEASURED SPECIFICATIONS OF THE SENSORS 
Device size 0.7mm×0.7mm×15um (X&Y axis) 
Capacitive gap 2um 
Proof mass 3.34ug 
Rest capacitance 905fF 
Sensitivity 12 fF/g 
VI. CONCLUSIONS 
This paper proposes a new technique the OSSA to be used 
in the readout circuit for MEMS capacitive sensor applications. 
The OSSA addresses the 1/A error deterioration problem which 
occurs in the traditional fully differential switched-capacitor 
CDS readout circuit due to the large common-mode parasitic 
capacitance introduced by MEMS manufacturing and 
packaging process, therefore affecting significantly the 
accuracy of the readout circuit output. The circuit analysis and 
  
the experimental results obtained demonstrate that the readout 
circuit using the OSSA outperformances other comparable 
readout circuits in terms of PCRR, IC die area and power 
consumption. Compared to the traditional readout circuit 
fabricated using the same IC process and other recent work [18] 
[19] that also aim to reduce the effect of parasitic capacitance, 
the OSSA based readout circuit improves the PCRR by at least 
23.8dB. Moreover, the readout IC with the OSSA achieves a 
50% reduction of die area and a 69.3% reduction in power 
consumption compared to the traditional readout IC fabricated 
using the identical semiconductor process. 
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